View SA58643_4599197.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

SA58643
Single-Pole Double-Throw (SPDT) switch
Rev. 01 -- 20 November 2006 Product data sheet
1. General description
The SA58643 is a wideband RF switch fabricated in BiCMOS technology and incorporating on-chip CMOS/TTL compatible drivers. Its primary function is to switch signals in the frequency range DC to 1 GHz from one 50 channel to another. The switch is activated by a CMOS/TTL compatible signal applied to the enable channel 1 pin (ENCH1). The extremely low current consumption makes the SA58643 ideal for portable applications. The excellent isolation and low loss makes this a suitable replacement for PIN diodes. The SA58643 is available in an 8-pin TSSOP package.
2. Features
I I I I I I I I I I I Wideband (DC to 1 GHz) Low through loss (1 dB typical at 200 MHz) Unused input is terminated internally in 50 Excellent overload capability (1 dB gain compression point +18 dBm at 300 MHz) Low DC power (170 A from 5 V supply) Fast switching (20 ns typical) Good isolation (off channel isolation 60 dB at 100 MHz) Low distortion (IP3 intercept +33 dBm) Good 50 match (return loss 18 dB at 400 MHz) Full ESD protection Bidirectional operation
3. Applications
I I I I I Digital transceiver front-end switch Antenna switch Filter selection Video switch FSK transmitter
NXP Semiconductors
SA58643
Single-Pole Double-Throw (SPDT) switch
4. Ordering information
Table 1. Ordering information Package Name SA58643DP TSSOP8 Description plastic thin shrink small outline package; 8 leads; body width 3 mm Version SOT505-1 Type number
5. Block diagram
input/output
output/input output/input
ENCH1
002aab690
Fig 1. Block diagram of SA58643
6. Pinning information
6.1 Pinning
VDD ENCH1 GND INPUT
1 2 3 4
002aab689
8 7
OUT1 AC_GND GND OUT2
SA58643DP
6 5
Fig 2. Pin configuration for TSSOP8
6.2 Pin description
Table 2. Symbol VDD ENCH1 GND INPUT OUT2 AC_GND OUT1 Pin description Pin 1 2 3, 6 4 5 7 8 Description supply voltage enable channel 1 ground input output AC ground output
SA58643_1
(c) NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 20 November 2006
2 of 16
NXP Semiconductors
SA58643
Single-Pole Double-Throw (SPDT) switch
7. Equivalent circuit
VDD +5 V
1
20 k
8
OUT1
CONTROL LOGIC
50
3
50
7 AC bypass 6
INPUT ENCH1 (logic 0 level)
4 2
20 k
5
OUT2
002aab711
Fig 3. Equivalent circuit
8. Limiting values
Table 3. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol VDD P Tj(max) PINPUT_OUT1_OUT2 Tstg
[1]
Parameter supply voltage power dissipation maximum junction temperature power on pin INPUT or on pin OUT1 or on pin OUT2 storage temperature
Conditions Tamb = 25 C (still air)
[1]
Min -0.5 -65
Max +5.5 568 150 20 +150
Unit V mW C dBm C
Maximum dissipation is determined by the operating ambient temperature and the thermal resistance, Rth(j-a): TSSOP8: Rth(j-a) = 220 K/W.
9. Recommended operating conditions
Table 4. Symbol VDD Tamb Tj Operating conditions Parameter supply voltage ambient temperature junction temperature SA grade SA grade Conditions Min 3.0 -40 -40 Typ Max 5.5 +85 +105 Unit V C C
SA58643_1
(c) NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 20 November 2006
3 of 16
NXP Semiconductors
SA58643
Single-Pole Double-Throw (SPDT) switch
10. Static characteristics
Table 5. Static characteristics VDD = +5 V; Tamb = 25 C; unless otherwise specified. Symbol IDD Vth VIH VIL IIL(ENCH1) IIH(ENCH1)
[1]
Parameter supply current threshold voltage HIGH-level input voltage LOW-level input voltage LOW-level input current on pin ENCH1 HIGH-level input current on pin ENCH1
Conditions TTL/CMOS logic logic 1 level; enable channel 1 logic 0 level; enable channel 2 ENCH1 = 0.4 V ENCH1 = 2.4 V
[1]
Min 40 1.1 2.0 -3.0 -1 -1
Typ 170 1.25 0 0
Max 300 1.4 VDD +0.8 +1 +1
Unit A V V V A A
The ENCH1 input must be connected to a valid logic level for proper operation of the SA58643.
11. Dynamic characteristics
Table 6. Dynamic characteristics VDD = +5 V; Tamb = 25 C; unless otherwise specified. All measurements include the effects of the SA58643 evaluation board. Measurement system impedance is 50 . Symbol Parameter |s21|2 insertion power gain Conditions DC to 100 MHz 500 MHz 900 MHz |s12|2 isolation 10 MHz 100 MHz 500 MHz 900 MHz |s22|2 |s11|2 td(off) tf(off) tr(on) Vtrt(p-p) PL(1dB) IP3 IP2 NF output return loss input return loss turn-off delay time turn-off fall time turn-on rise time peak-to-peak transient voltage output power at 1 dB gain compression third-order intercept point second-order intercept point noise figure DC to 400 MHz 900 MHz DC to 400 MHz 900 MHz 50 % TTL to (90 % to 10 %) RF 90 % to 10 % RF 10 % to 90 % RF switching transients DC to 1 GHz 100 MHz 100 MHz Zo = 50 100 MHz 900 MHz
[1]
[1]
Min 70 24 -
Typ 1 1.4 2 80 60 50 30 20 12 17 13 20 5 5 165 +18 +33 +52 1.0 2.0
Max 2.8 -
Unit dB dB dB dB dB dB dB dB dB dB dB ns ns ns mV dBm dBm dBm dB dB
The placement of the AC bypass capacitor is critical to achieve these specifications. See Section 13 "Application information" for more details.
SA58643_1
(c) NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 20 November 2006
4 of 16
NXP Semiconductors
SA58643
Single-Pole Double-Throw (SPDT) switch
12. Performance curves
002aab697 002aab698
200 IDD (A) 160
0 S21 (dB) -2 VDD = 5 V 4V 3V
120 Tamb = +85 C +25 C -40 C -4
80
40
-6
0 3.0
-8 4.0 5.0 VDD (V) 6.0 10
102
103 f (MHz)
104
Tamb = +25 C
Fig 4. Supply current versus VDD and temperature
-0.8 S21 (dB) -1.2
002aab774
Fig 5. Loss versus frequency and VDD
0 S21 (dB) -2
002aab699
-4 CH2 -1.6 VDD = 5 V 4V 3V -6 CH1 -2.0 10 -8 10
102 f (MHz)
103
102
103 f (MHz)
104
Tamb = +25 C
Tamb = +25 C; VDD = 5 V
Fig 6. Loss versus frequency and VDD
Fig 7. Loss matching versus frequency; CH1 versus CH2
002aab700 002aab701
0 S21 (dB) -2 Tamb = +85 C +25 C -40 C
0 S21 (dB) -20 VDD = 5 V 4V 3V
-4
-40
-6
-60
-8 10
102
103 f (MHz)
104
-80 10
102
103 f (MHz)
104
VDD = 5 V
Tamb = +25 C
Fig 8. Loss versus frequency and temperature
SA58643_1
Fig 9. Isolation versus frequency and VDD
(c) NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 20 November 2006
5 of 16
NXP Semiconductors
SA58643
Single-Pole Double-Throw (SPDT) switch
0 S21 (dB) -20
002aab702
0 S11 (dB) -10 VDD = 5 V 4V 3V
002aab703
-40 CH2 -60 CH1 -20
-80 10
102
103 f (MHz)
104
-30 10
102
103 f (MHz)
104
Tamb = +25 C; VDD = 5 V
Tamb = +25 C
Fig 10. Isolation matching versus frequency; CH1 versus CH2
002aab704
Fig 11. Input match ON-channel versus frequency and VDD
0 S22 (dB) -10 CH1: 3 V CH1: 5 V
002aab705
0 S22 (dB) -10
-20
-20
CH2: 5 V
-30 10
102
103 f (MHz)
104
-30 10
102
103 f (MHz)
104
Tamb = +25 C; VDD = 5 V
Tamb = +25 C
Fig 12. Output match ON-channel versus frequency
002aab706
Fig 13. OFF-channel match versus frequency and VDD
20 PL(1dB) (dBm) 16
002aab707
0 S22 (dB) -10 Tamb = +85 C +25 C -40 C
5V 4V 3V
12
-20
8
4 -30 10
102
103 f (MHz)
104
0 10
102
103 f (MHz)
104
VDD = 5 V
Tamb = +25 C
Fig 14. OFF-channel match versus frequency and temperature
Fig 15. PL(1dB) versus frequency and VDD
SA58643_1
(c) NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 20 November 2006
6 of 16
NXP Semiconductors
SA58643
Single-Pole Double-Throw (SPDT) switch
60 50 40
002aab708
intercept point (dBm) IP2
5 NF (dB) 4 VDD = 5 V 4V 3V
002aab709
3 30 20 10 0 3.0 1 IP3 2
0 4.0 5.0 VDD (V) 6.0 10
102
103 f (MHz)
104
Tamb = +25 C
Tamb = +25 C; Zo = 50
Fig 16. Intercept points versus VDD
Fig 17. Noise Figure versus frequency and VDD
1V
ENCH1 (pin 2)
OUT1 (pin 8)
50 mV
10 nS
002aab710
fi = 100 MHz at -6 dBm; VDD = 5 V
Fig 18. Switching speed
SA58643_1
(c) NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 20 November 2006
7 of 16
NXP Semiconductors
SA58643
Single-Pole Double-Throw (SPDT) switch
13. Application information
13.1 Evaluation demo board
The typical applications schematic and printed-circuit board layout of the SA58643 evaluation board is shown in Figure 19. The layout of the board is simple, but a few cautions need to be observed. The input and output traces should be 50 . The placement of the AC bypass capacitor is extremely critical if a symmetric isolation between the two channels is desired. The trace from pin 7 (AC_GND) should be drawn back towards the package and then be routed downwards. The capacitor should be placed straight down as close to the device as practical. For better isolation between the two channels at higher frequencies, it is also advisable to run the two output/input traces at an angle. This also minimizes any inductive coupling between the two traces. The power supply bypass capacitor should be placed close to the device. Figure 5 shows the frequency response of the SA58643. The loss matching between the two channels is excellent to 1.2 GHz as shown in Figure 7.
VDD +5 V DP package
0.01 F
0.1 F
1 ENCH1 GND INPUT
0.01 F
8 7 AC_GND GND
0.01 F
OUT1
2 3 4
002aab691
SA58643
6 5
OUT2
0.01 F
a. Evaluation board schematic
top view GND GND VCC bottom view VCC
ENCH1
C2
ENCH1
C2
C1 U1
C3
OUT1
C1 U1
C3
OUT1
Analog GND
C5 C6 C4
Analog GND
C5
C6
OUT2
C4
OUT2
A
SA58643 TSSOP8 #30007-A50 B Test Line
A
SA58643 TSSOP8 #30007-A50 B Test Line
002aab692
b. SA58643 board layout Fig 19. Evaluation board and layout
SA58643_1
(c) NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 20 November 2006
8 of 16
NXP Semiconductors
SA58643
Single-Pole Double-Throw (SPDT) switch
The SA58643DP evaluation demo board (see Figure 19b. SA58643 board layout) provides a stable RF layout. The demo circuit (see Figure 19a. Evaluation board schematic) is constructed on 2-layer, 1-ounce copper, FR4 PCB material. The overall thickness is 0.062 inches and has a dielectric constant, r of 4.6. The transmission lines are modeled for coplanar waveguide with both top and bottom ground. The 50 transmission line width is 1.388 mm, the gap from transmission line to top ground plane is 0.254 mm, and the dielectric thickness is 1.499 mm. To facilitate grounding, and support low inductance ground returns, the top and bottom grounds are connected by through-hole vias that are equal in diameter to the thickness of the PCB. The top view in Figure 19b shows the placement of the circuit components. The RF input (pin 4) is connected via a 50 transmission line to a SMA connector. Symmetrical 50 transmission lines connect OUT1 and OUT2 (pins 5 and 8) to SMA connectors at Outputs 1 and 2. A 50 through-transmission line is provided as a calibration standard. The outputs are selected via the DC logic level on ENCH1 (pin 2). Logic 1 level enables Output1 (that is, connects it to the common RF input); Logic 0 enables Output2. The positive supply, VDD (pin 1) and AC_GND (pin 7) are decoupled using 100 nF, 0805 ceramic chip capacitors to ground.
13.2 Application examples
The SA58643 is a very versatile part and can be used in many applications. Figure 20 shows a block diagram of a typical digital RF transceiver front-end. In this application the SA58643 replaces the duplexer which is typically very bulky and lossy. Due to the low power consumption of the device, it is ideally suited for handheld applications such as in CT2 cordless telephones. The SA58643 can also be used to generate Amplitude Shift Keying (ASK) or On-Off Keying (OOK), and Frequency Shift Keying (FSK) signals for digital RF communications systems. Block diagrams for these applications are shown in Figure 21 and Figure 22, respectively. For applications that require a higher isolation at 1 GHz than obtained from a single SA58643, several SA58643s can be cascaded as shown in Figure 23. The cascaded configuration will have a higher loss, but greater than 35 dB of isolation at 1 GHz and greater than 65 dB at 500 MHz can be obtained from this configuration. The isolation and matching of the two channels over frequency is shown in Figure 9 and Figure 10, respectively. By modifying the enable control, an RF multiplexer/demultiplexer or antenna selector can be constructed. The simplicity of the SA58643 coupled with its ease of use and high performance lends itself to many innovative applications. The SA58643 switch terminates the OFF channel in 50 . The 50 resistor is internal and is in series with the external AC bypass capacitor. Matching to impedances other than 50 can be achieved by adding a resistor in series with the AC bypass capacitor (that is, 25 additional to match to a 75 environment).
SA58643_1
(c) NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 20 November 2006
9 of 16
NXP Semiconductors
SA58643
Single-Pole Double-Throw (SPDT) switch
5200
602A
IF OUT
SA58643
TX/RX 5200 VCO
MICROCONTROLLER
KEYPAD AND DISPLAY
modulation
002aab693
Fig 20. A typical TDMA/digital RF transceiver system front-end
oscillator
ASK output
f1 FSK output
SA58643
enable CH1 TTL data
50
SA58643
f2 enable CH1 TTL data
002aab695
002aab694
Fig 21. Amplitude Shift Keying (ASK) generator
Fig 22. Frequency Shift Keying (FSK) generator
OUT1/IN1
SA58643
IN/OUT
SA58643
SA58643
OUT2/IN2 enable
002aab696
Fig 23. Cascaded configuration
SA58643_1
(c) NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 20 November 2006
10 of 16
NXP Semiconductors
SA58643
Single-Pole Double-Throw (SPDT) switch
14. Package outline
TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm SOT505-1
D
E
A
X
c y HE vMA
Z
8
5
A2 pin 1 index
A1
(A3)
A
Lp L
1
e bp
4
detail X wM
0
2.5 scale
5 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A max. 1.1 A1 0.15 0.05 A2 0.95 0.80 A3 0.25 bp 0.45 0.25 c 0.28 0.15 D(1) 3.1 2.9 E(2) 3.1 2.9 e 0.65 HE 5.1 4.7 L 0.94 Lp 0.7 0.4 v 0.1 w 0.1 y 0.1 Z(1) 0.70 0.35 6 0
Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT505-1 REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE 99-04-09 03-02-18
Fig 24. Package outline SOT505-1 (TSSOP8)
SA58643_1 (c) NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 20 November 2006
11 of 16
NXP Semiconductors
SA58643
Single-Pole Double-Throw (SPDT) switch
15. Soldering
This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".
15.1 Introduction to soldering
Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.
15.2 Wave and reflow soldering
Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:
* Through-hole components * Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging. The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable. Key characteristics in both wave and reflow soldering are:
* * * * * *
Board specifications, including the board finish, solder masks and vias Package footprints, including solder thieves and orientation The moisture sensitivity level of the packages Package placement Inspection and repair Lead-free soldering versus PbSn soldering
15.3 Wave soldering
Key characteristics in wave soldering are:
* Process issues, such as application of adhesive and flux, clinching of leads, board
transport, the solder wave parameters, and the time during which components are exposed to the wave
* Solder bath specifications, including temperature and impurities
SA58643_1 (c) NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 20 November 2006
12 of 16
NXP Semiconductors
SA58643
Single-Pole Double-Throw (SPDT) switch
15.4 Reflow soldering
Key characteristics in reflow soldering are:
* Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
higher minimum peak temperatures (see Figure 25) than a PbSn process, thus reducing the process window
* Solder paste printing issues including smearing, release, and adjusting the process
window for a mix of large and small components on one board
* Reflow temperature profile; this profile includes preheat, reflow (in which the board is
heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 7 and 8
Table 7. SnPb eutectic process (from J-STD-020C) Package reflow temperature (C) Volume (mm3) < 350 < 2.5 2.5 Table 8. 235 220 Lead-free process (from J-STD-020C) Package reflow temperature (C) Volume (mm3) < 350 < 1.6 1.6 to 2.5 > 2.5 260 260 250 350 to 2000 260 250 245 > 2000 260 245 245 350 220 220
Package thickness (mm)
Package thickness (mm)
Moisture sensitivity precautions, as indicated on the packing, must be respected at all times. Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 25.
SA58643_1
(c) NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 20 November 2006
13 of 16
NXP Semiconductors
SA58643
Single-Pole Double-Throw (SPDT) switch
temperature
maximum peak temperature = MSL limit, damage level
minimum peak temperature = minimum soldering temperature
peak temperature
time
001aac844
MSL: Moisture Sensitivity Level
Fig 25. Temperature profiles for large and small components
For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".
16. Abbreviations
Table 9. Acronym ASK BiCMOS CMOS DC ESD FSK OOK PIN RF SMA TTL Abbreviations Description Amplitude Shift Keying Bipolar Complementary Metal Oxide Semiconductor Complementary Metal Oxide Semiconductor Direct Current Electrostatic Discharge Frequency Shift Keying On-Off Keying Positive Intrinsic Negative Radio Frequency Sub-Miniature A Transistor-Transistor Logic
17. Revision history
Table 10. Revision history Release date 20061120 Data sheet status Product data sheet Change notice Supersedes Document ID SA58643_1
SA58643_1
(c) NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 20 November 2006
14 of 16
NXP Semiconductors
SA58643
Single-Pole Double-Throw (SPDT) switch
18. Legal information
18.1 Data sheet status
Document status[1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet
[1] [2] [3]
Product status[3] Development Qualification Production
Definition This document contains data from the objective specification for product development. This document contains data from the preliminary specification. This document contains the product specification.
Please consult the most recently issued document before initiating or completing a design. The term `short data sheet' is explained in section "Definitions". The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.
18.2 Definitions
Draft -- The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet -- A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.
malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications -- Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values -- Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale -- NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license -- Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.
18.3 Disclaimers
General -- Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes -- NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use -- NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or
18.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
19. Contact information
For additional information, please visit: http://www.nxp.com For sales office addresses, send an email to: salesaddresses@nxp.com
SA58643_1
(c) NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 01 -- 20 November 2006
15 of 16
NXP Semiconductors
SA58643
Single-Pole Double-Throw (SPDT) switch
20. Contents
1 2 3 4 5 6 6.1 6.2 7 8 9 10 11 12 13 13.1 13.2 14 15 15.1 15.2 15.3 15.4 16 17 18 18.1 18.2 18.3 18.4 19 20 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Pinning information . . . . . . . . . . . . . . . . . . . . . . 2 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 2 Equivalent circuit . . . . . . . . . . . . . . . . . . . . . . . . 3 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 3 Recommended operating conditions. . . . . . . . 3 Static characteristics. . . . . . . . . . . . . . . . . . . . . 4 Dynamic characteristics . . . . . . . . . . . . . . . . . . 4 Performance curves . . . . . . . . . . . . . . . . . . . . . 5 Application information. . . . . . . . . . . . . . . . . . . 8 Evaluation demo board. . . . . . . . . . . . . . . . . . . 8 Application examples . . . . . . . . . . . . . . . . . . . . 9 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 11 Soldering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Introduction to soldering . . . . . . . . . . . . . . . . . 12 Wave and reflow soldering . . . . . . . . . . . . . . . 12 Wave soldering . . . . . . . . . . . . . . . . . . . . . . . . 12 Reflow soldering . . . . . . . . . . . . . . . . . . . . . . . 13 Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Revision history . . . . . . . . . . . . . . . . . . . . . . . . 14 Legal information. . . . . . . . . . . . . . . . . . . . . . . 15 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 15 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Contact information. . . . . . . . . . . . . . . . . . . . . 15 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Please be aware that important notices concerning this document and the product(s) described herein, have been included in section `Legal information'.
(c) NXP B.V. 2006.
All rights reserved.
For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 20 November 2006 Document identifier: SA58643_1

▲Up To Search▲

Price & Availability of SA58643

	To Download SA58643 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .